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I. INTRODUCTION

I
NCREASING demand for gigabit-per-second data rates has spurred growing commercial interest in the millimeterwave (mm-wave) frequency bands. Specifically, the E-band (71-76/81-86 GHz) is allocated for high-capacity point-topoint communication, the 60-GHz band for short-range communication and the 77-GHz band for automotive radar. Each of these applications requires full-duplex beamforming transceivers [1] - [3] , which are highly integrated but are often limited by the size of the front-end circuitry and the antenna array, one for transmit and one for receive, as the number of transceiver element increases.
Half-duplex systems such as time-division duplexed communication and pulse compression radar (PCR) [4] , [5] share a single antenna array and requires a transmit/receive (T/R) single-pole double-throw (SPDT) switch to isolate the power amplifier (PA) and the low-noise amplifier (LNA). Recent mm-wave SPDTs have been demonstrated both in silicon devices [6] , [7] and as external MEMS devices [8] . CMOSbased switches suffer from high insertion loss, poor power handling, and linearity performance at these high frequencies. MEMS switches have better performance but require additional back-end processing, and thus do not easily integrate with the front-end circuitry. A bidirectional circuit architecture combines transmit and receive blocks and eliminates the frontend T/R switch. Previous bidirectional transceivers have been demonstrated at 45 GHz [9] and 60 GHz [10] .
At mm-wave bands, beamforming improves the signal-tonoise ratio. In a linear array, a phase progression between each transceiver element is achieved in the signal path at RF [2] or through the local oscillator (LO) path [3] , [11] . RF phase shifting has the benefit of excellent jammer rejection [12] but requires high-linearity phase shifters and power combiners/dividers and higher power consumption since the circuits are operating in the RF band. LO phase shifting eliminates the phase shifter in the RF path in favor of a phase shifter at the LO frequency. The distribution of LO to multiple mm-wave frontends in silicon requires LO phase rotators close to the mixer in order to maintain accurate phase relationship between each path [3] .
An alternate method for generating a linear LO phase progression is bilateral coupled oscillators, which was demonstrated in a discrete receiver [13] . The advantage of this architecture is that a continuous phase progression across the array occurs by controlling the oscillation frequencies of only the edge elements. Additionally, the coupling array can be linearly scaled either on-chip or possibly from chip to chip [14] . Finally, the phase range can be increased using a lower frequency oscillator and a frequency multiplier [15] . This paper presents a 70-GHz two-element LO phase shifting bidirectional frontend for half-duplex applications in a 90-nm silicon-germanium (SiGe) BiCMOS process as shown in Fig. 1 . Section II introduces the design of a switchless bidirectional frontend that uses an impedance transformation network to create isolation between the PA and the LNA, an extension to the work presented in [16] . The design of a two-element linear coupled oscillator array with the frequency multiplier chain is presented in Section III. Finally, experimental results are presented in Section IV.
II. SWITCHLESS BIDIRECTIONAL FRONTEND
The 70-GHz bidirectional frontend consists of two main circuit blocks: 1) a PA/LNA (PALNA) that supports half-duplex bidirectional operation and 2) a double-balanced passive mixer. The circuit is implemented in the IBM 90-nm SiGe BiCMOS process. The back end of line (BEOL) of the process and the associated dimensions shown in Fig. 2 include nine copper layers with a top aluminum metal layer. A 4-μm heterojuction bipolar transistor (HBT) with a single emitter, dual collectors, and base fingers (CBEBC) is a unit cell with the device interconnection simulated up to the top copper layer using an EMX electromagnetic simulator. The device model is verified by the foundary up to 30 GHz. Including the interconnection parasitics, the HBT device exhibits a peak unity current gain frequency ( f t ) and a maximum oscillation frequency ( f max ) of 280 and 320 GHz at the current density of 2.4 mA/μm as plotted in Fig. 3 . A minimum noise figure (N F min ) of 2.4 dB at 74 GHz is achieved at 0.3 mA/μm. A 50-groundshielded coplanar waveguide (G-CPW) transmission line is designed on the OL copper layer with the ground shield in the BA layer to help maintain an acceptable conductor width and to isolate the RF signal from the substrate and the bias and digital traces in the lower metal layers. The G-CPW shows a simulated loss of 0.6 dB/mm at 74 GHz (λ/4 = 490 μm) with Q of 27. This transmission line along with a high-density metal-insulator-metal (HD-MIM) capacitor (2.72 fF/μm 2 ) is used in the implementation of the matching and resonance networks throughout the design. The frequency responses of the G-CPW and HD-MIM are plotted in Fig. 4 . The EM simulation of the HD-MIM capacitor at 74 GHz shows approximately four times higher Q than the compact model in the process design kit. There are no measured hardware data available for the transmission line and HD-MIM structures due to this being an early version of the process design kit.
A. Power Amplifier/Low-Noise Amplifier
The PALNA consists of a three-stage PA and a three-stage LNA connected through an isolation network at both the RF and mixer ports. The mode of operation is chosen by enabling the base biasing circuitry of either the PA or the LNA. There are several advantages in using the proposed output matching and isolation network at the RF output. First, it will be shown that the loss of this output network is relatively low compared with those of mm-wave T/R switches [6] , [7] , thus improving the overall output power of the PA and minimizing the noise figure (NF) of the LNA. Second, the output network consists of only passive components and is therefore not a bottleneck of the linearity performance. Finally, this architecture allows the PA and the LNA performances to be optimized separately, which has the advantage over the bidirectional traveling-wave amplifier architecture proposed in [17] and [18] whereby the two amplifiers are symmetrical. The schematic of the PALNA is shown in Fig. 5 . 
1) LNA Design:
The LNA consists of three amplifier stages. The first stage is a common-emitter (CE) with inductive degeneration provided by transmission line T 2 and is biased at the current density of 0.3 mA/μm for minimum noise. Q 1 is designed with a length of 10 μm to make the optimum source impedance R opt close to 50 for simultaneous noise and power matching and to minimize the base resistance r b . The second and third stages of the LNA are CE stages and are optimized for maximum gain. The interstage complex conjugate matching for the first and second LNA stages are implemented by the transmission line T 3 and capacitor C 2 and transmission line T 4 and capacitor C 3 , respectively.
The input impedance seen looking into the LNA can be expressed as
where L 1 and L 2 are inductors implemented using transmission lines T 1 and T 2 . The inductance L 1 is chosen to resonate with C be1 C 1 at the operating frequency. At resonance, Z IN can be rewritten as where ω o is the resonance frequency. With fixed device sizing and current density, this equation guides the choice of L 2 . For the approximation in (1) to be valid and to prevent the input signal from being absorbed into the PA, the impedance of the PA in the OFF state (Z PA,OFF ) must be high. The device Q 6 in the OFF state provides an effective collector capacitance C c6 on the transmission lines T 10 and T 11 . The impedance seen looking into the PA network can be expressed by (3) , as shown at the bottom of this page, where a lossless transmission line is assumed and β is the propagation constant. For an ideal case where C c6 = 0, (3) reduces to j Z o tan(β(l T 10 + l T 11 )), which suggests that the total length of the transmission line T 10 and T 11 should be λ/4. However, this effective length is slightly reduced due the finite C c6 and the additional impedance contribution of C 8 . The total lengths of T 10 and T 11 are optimized in the simulation to ensure high impedance. T 5 and T 6 in conjunction with T 7 , C 5 , and the small off capacitance of Q 4 provide output matching for the last stage of the LNA. The simulation shows Z PA,OFF = 210 , which implies a 0.9-dB loss of received power into the PA network. The impedance transformation in receive mode is shown on the Smith chart in Fig. 6 . The simulated peak LNA gain is 21 dB with an N F min of 7.5 dB and a return loss better than 10 dB between 70 and 84 GHz, as shown in Fig. 7 . A two-tone simulation shows that the LNA has an input-referred 1-dB compression point (IP1 dB) of −23 dBm and an input-referred third-order intercept point (IIP3) of −10 dBm in Fig. 8 . The transient simulation shows the switching time of the bias circuitry to enable the receive mode to be approximately 2 ns. These simulations are conducted in the presence of the PA in the OFF state.
2) PA Design: The PA consists of three CE amplifier stages. The first two stages are biased at approximately 2.4 mA/μm for maximum f t and gain. Similar to the LNA design, T 8 and C 6 and T 9 and C 7 form interstage conjugate matching networks for the first and second stages of the PA. The final stage of the PA is optimized for maximum output power. Load pull simulation indicates the optimum output impedance Z opt of approximately 35 + j 15 for a maximum output power of 9 dBm.
To maximize the power delivered to the load, the load impedance of the LNA in the OFF state (Z LNA,OFF ) must also be large. The effective input impedance seen at the base of Q 1 when the device is OFF is Z Q1,OFF = s L 2 + 1/sC be1 + r b1 + r C1 ≈ 1/sC be1 + r b1 + r C1 . Similar to when Q 1 is ON, this impedance and the inductance created by transmission line T 1 form a parallel resonance, leaving the effective impedance of the LNA in the OFF state to be
Note that, unlike in the receive mode, the additional real part created by the inductive degeneration is not present, leaving Z LNA,OFF to be much higher than 50 . The simulation shows Z LNA,OFF = 275 and the output power loss due to the LNA network is approximately 0.7 dB.
With a large Z LNA,OFF , the impedance looking from the output of the PA network Z 2 is close to 50 . The transmission 
Equations (3) and (5) guide the selection of the lengths of T 10 and T 11 . This impedance transformation is graphically illustrated on the Smith chart in Fig. 9 . The matching at the mixer port is done in a similar fashion as the combined length of T 5 and T 6 provides a quarter-wave transformation and presents a high impedance looking into the output of the LNA.
The simulation results of the PA gain and saturation output power (P sat ) are shown in Fig. 10 with a peak gain and a peak P sat of 24 dB and 8.1 dBm, respectively. The simulated gain, output power, and power-added efficiency (PAE) at 74 GHz are also plotted in Fig. 11 . The simulation transient switching time is 2 ns. These simulations are conducted in the presence of the LNA in the OFF state.
There are several noteworthy limitations to the proposed design. First, the LNA matching network requires the cooptimization of T 1 , T 2 , C 1 , and Q 1 , which limits the N F min of the LNA. An additional degree of freedom can be obtained by adding a series transmission line between the RF input and the shunt transmission line T 1 or by utilizing a multisection two-side matching network similar to what has been proposed in [19] . Second, the PA output power is limited to prevent a feedback path created by self-biasing of the first stage of the LNA in the transmit mode. One method to alleviate this is by adding a shunt switch at the input of the LNA. Regardless of these limitations, the benefit of lowering loss in moving the switch from the RF path to the dc bias circuitry is evident.
B. Passive Mixer
A passive mixer is used for both downconversion and upconversion since it is inherently bidirectional. The doublebalanced topology minimizes the LO feedthrough and cancels even-order harmonics. The mixer is a ring of four 90-nm nFETs. The FET gates are biased through bias resistors (not shown) at the device threshold voltage of 0.4 V. The center tap of the RF balun and two 10-k shunt resistors are used to set dc operating points of the RF and IF port, respectively. The IF port is differential and is interfacing directly with an IF buffer. The interconnection network of the mixer is simulated up to OL metal layer using EMX to capture all parasitic effects. On-chip spiral baluns provide a single-ended-to-differential conversion for the mixer RF and LO ports. The RF balun B 1 is realized with a one-turn primary inductor in the OL copper layer and a one-turn secordary inductor in the LD aluminum layer. The capacitors C 9 and C 10 serve as dc blocking capacitors for the FET gate from the LO driver stage supply as well as provide a conjugate matching for the LO buffer. The schematic of the double-balanced passive mixer with the associated device sizing and dimensions of the RF balun is shown in Fig. 12 .
The mixer is simulated under the loading of the PALNA in the transmit mode and IF buffer in the receive mode with the LO power of 5 dBm. The simulated results in Fig. 13 show that the mixer and RF balun have the voltage conversion losses of −10 and −8.5 dB in the transmit and receive modes, respectively. The linearity simulation at 74 GHz of the mixer is shown in Fig. 14 and suggests that the mixer linearity is not a bottleneck to the overall linearity.
III. LO PHASE-SHIFTING USING LINEAR COUPLED OSCILLATORS
An LO-based phase-shifting architecture can be used in a beamforming transceiver. One way of creating a progressive LO phase shift is using an injection locking oscillator. The phase dynamics of an oscillator with an injection signal close to its natural frequency are described by Adler's equation as [20] 
where ω o and ω inj are the natural oscillation frequency of the oscillator and the injection frequency, respectively, θ inj and θ are instantaneous phases of the injected signal and the oscillator, and ω m is the locking range determined by the coupling strength and the quality factor Q of the oscillator ω m = ω o /2Q. Under the steady-state condition (dθ)/(dt) = 0, the phase difference between the oscillator and the injected signal is given as
and suggests that the maximum phase difference is ±90°at the edge of the injection locking range (ω inj = ω o ± ω m ). This phase tuning can be further enhanced using frequency multipliers M [15] . With the frequency multiplier, the phase increases proportionally to the multiplication factor, e.g., φ = M θ , where φ is the phase difference at the multiplier output. A linear array of coupled oscillators operates according to a similar principle as injection-locked oscillators. The phase dynamics of the i th bilateral coupled oscillators under injection locking are described as [21] 
where ω i and θ i are the i th oscillator's natural frequency and instantaneous phase, respectively, ρ i is the injection signal strength at the i th oscillator, and is the phase of the coupling network. The terms containing subscripts 0 and N +1 are ignored (at the edge of the array). An injection from one side of the array means that ρ 1 = ρ and ρ i = 0 otherwise. Assuming that the injection strength is the same as the coupling strength ρ = , a constant phase progression across the array θ = θ i − θ i−1 = θ 1 − ψ 1 is a valid steadystate solution to (8) provided that
Assuming that the coupling network contributes no phase shift = 0, (9) can be simplified to
which suggests that a constant phase progression through the array is generated by only detuning of the Nth oscillator by ± ω m sin( θ) from the injection frequency while maintaining the inner oscillator natural frequency at the injection frequency. 
A. Two-Element Linear Coupled Oscillators
To demonstrate the phase shifting using coupled oscillators, the two-element on-chip oscillators are linearly coupled through thin-film tantalum nitride BEOL resistors (Kxres) at both of the complementary outputs as shown in the block diagram in Fig. 15 . An external injection signal from off-chip is applied to one end of the chip, while the oscillator on the opposite end is detuned. In an actual system, this injected signal can be generated by a phase-locked loop for the edge element of the array as shown in Fig. 1 . This allows for an accurate frequency reference generation without the need of an additional oscillator. Furthermore, feedback can be added to implement self-steering of the array as demonstrated in [22] . The outputs of each oscillator are applied to the frequency multiplier chains described in the next section to provide the LO signals for the passive mixers in each of the bidirectional frontends.
The cross-coupled LC voltage-controlled oscillator (VCO) is used in this design as shown in Fig. 16 . A pMOS-type single-switch topology is adopted for minimum flicker noise. The inductor L 1 is inserted on top of the cross-coupled pMOS pair to minimize the flicker noise contribution of the current source. The inductor L 2 , the varactor C VAR , and a 3-b digital capacitor banks C S1−S3 form a resonance load. The VCO has a simulated tuning range between 15.5 and 16.6 GHz and a K VCO of 200 MHz/V. A differential amplifier with crosscoupled load is used as a VCO output buffer. The simulated differential swing at the output of the buffer is 1.2 V pp .
B. Frequency Multiplier Chain
The frequency multiplier chain consists of four different circuit blocks as shown in Fig. 17 . The first block is the differential VCO buffer tuned for the 16-GHz fundamental frequency. The output matching of the buffer is designed using a differential spiral inductor L 3 and HD-MIM capacitors C 11 and C 12 . This buffer provides enough swing to compensate for the 6-dB loss of the two-stage RC polyphase filter. The polyphase filter provides a differential-to-quadrature conversion of the LO waveform to drive the frequency quadrupler stage. The Kxres is also used in the polyphase filter for good matching and low temperature variation. The simulation of the polyphase filter shows a maximum gain mismatch of 0.4 dB with an operating bandwidth from 9 to 19 GHz.
The frequency quadrupler consists of the transconductor devices Q 21−24 . When driven with quadrature waveforms, the combined collector current exhibits a fourth harmonic component that is buffered to the output via a cascode amplifier Q 25 . The inductance created by the transmission line T 10 resonates with the collector capacitance of the quadrupler and input capacitance of the buffer device at 4 f o . The LO output power at 4 f o is amplified using a cascode LO buffer consisting of Q 26 and Q 27 . The LO buffer is loaded with the balun B 2 that performs a single-ended-to-differential conversion of the LO signal. The balun has an OL copper as the primary inductor and an LD aluminum secondary inductor with the dimensions shown in Fig. 17 . Fig. 18 shows the transient waveforms at each stage of the LO chain. The VCO input is modeled as a 16-GHz sinusoidal source with a 1.2-V pp differential swing. The VCO buffer at node A gives 3-V pp differential swing. Node B shows the quadrature signals at the input of the frequency quadrupler with a 400-mV pp swing. The fourth harmonic content can be observed in the quadrupler collector current (C). Finally, the differential voltage swing at the gates of the mixer at node D is shown with a 0.8-V pp swing.
C. IF Buffer
A bidirectional IF buffer is added to each of the channels for IF power combining/splitting. The buffer consists of a differential receive and transmit amplifier connected in an antiparallel loop as shown in Fig. 19 . The mode of operation of the IF amplifier is chosen with an enable bit that turns ON and OFF the current biasing network of the respective amplifier. The differential receive buffer consists of a two-stage cascaded emitter follower (EF) and a CE stage. The EF stage is used to reduce the effective resistance seen at the input node of the CE stage to help improve the bandwidth. The transmit buffer is similar to the addition of an EF stage at the output. The CE stage is degenerated with a MOS transistor operating in the triode region in order to improve the linearity performance in the transmit mode. The additional EF output stage is used to isolate the noise contribution of the load resistances of the CE stage from the input of the receive buffer. The simulation results of the IF buffer show the peak gains of 8.7 and 8 dB in the transmit and receive modes, respectively, with a 3-dB bandwidth of approximately 15 GHz. The transmit IF buffer has a simulated P sat of −6 dBm, while the receive IF buffer has a simulated NF of 6.5 dB.
IV. MEASUREMENTS
The prototype two-element 70-GHz bidirectional frontend is fabricated in the IBM 90-nm BiCMOS process ( f t / f max of Measured (solid curves) and simulated (dotted curves) RF and LO port matchings of the bidirectional PALNA and mixer frontend (pictured). 280/320 GHz). The die microphotograph is shown in Fig. 20 . The circuit measures 2.4 mm × 1.47 mm. The frontend consumes 42 mA from a 1.8-V supply in the transmit mode and 14 mA from a 1.5-V supply in the receive mode. The VCO, frequency multiplier chain, and buffers for each of the chain nominally consume 117 mW from 1.4-V and 2-V supplies.
A. Bidirectional Front-End Measurement
The bidirectional PALNA and mixer are evaluated using on-chip probing at RF, LO, and IF. The return losses of the RF and LO are measured using the Agilent E8361A two-port network analyzer, Agilent E5260A mm-wave extender, and Picoprobe 110-GHz GSG probe and plotted in Fig. 21 . The measured RF input return loss is better than 10 dB from 68 to 80 GHz. The minimum LO return loss is slightly shifted from the designed 64 to 70 GHz partly due to the focused ion beam modification at the LO port.
The conversion gain and output saturation power are characterized in the transmit mode. The Anritsu 68269A/NV 40-GHz signal generator and a 180°hybrid provide a differential IF input from 4 to 16 GHz. The IF input loss is characterized to the probe tip across the frequency range. The LO signal is provided by the Agilent E8257D 67-GHz signal generator. The RF port is probed using a WR-10 waveguide probe and the Agilent W8486A power meter is used for the power measurement. Although WR-10 waveguide is recommended for measurements at the W -band (75-110 GHz), it can be characterized down to 64 GHz. Fig. 22 shows the measured transmitter conversion gains for the LO powers of 0 and 5 dBm. The transmitter has a peak conversion gain of 14.5 dB with a 3-dB bandwidth between 66 and 73 GHz. Fig. 23 shows a linearity measurement at 71 GHz with a peak P sat of 7.1 dBm. P sat remains above 5 dBm across the 3-dB bandwidth as shown in Fig. 24 .
In the receive mode, the Agilent E8257D 67-GHz signal generator and the Pacific Millimeter Products E3 E-band frequency tripler provide the 64-76-GHz RF input signal. A 10-dB coupler is used for power monitoring with the Agilent W8486A power meter connected to the direct path and the RF probe connected to the coupled path, providing the receiver with a small-signal input. The LO signal is distributed in the same manner as in the transmit mode. The differential IF outputs are combined off-chip through a 180°hybrid and the output power is monitored by the Agilent E4448A spectrum analyzer. Fig. 25 shows the receive mode conversion gain of 9.9 dB with a 3-dB bandwidth approximately between 66 and 73 GHz.
Two input tones at 70 and 69.95 GHz are generated using the Pacific Millimeter E3 and W3 frequency triplers and combined through a W -band magic tee. The receiver linearity is plotted in Fig. 26 with an IP1 dB of −23 dBm and an IIP3 of −15 dBm.
The gain method is used for the receiver NF measurement as illustrated in Fig. 26 . In order to observe the change in the noise floor, an IF amplifier with a 30-dB gain and a 3-dB NF is inserted between the 180°hybrid and the spectrum analyzer. The NF of the receiver is then calculated using the Friis formula
P N,MEAS −P N,S,out 10 especially in the transmit mode, is partly due to the LO leakage that becomes more dominant at lower input signal power. Furthermore, the slightly lower measured P sat could indicate that the mixer did not provide enough driving power for the PA. Both of these can be alleviated by the use of an active mixer in the transmit mode. The performance summary of the proposed design and comparison with other bidirectional and conventional mm-wave frontends are shown in Table I . Note that the measurement results of this paper do not include IF amplifiers.
B. VCO and LO Beamforming
The two-element array is evaluated with the chip bonded to the printed circuit board. A differential buffer is designed for VCO output measurement. The differential injection signal is provided by the Agilent E8257D 67-GHz signal generator and an external 8-26.5-GHz hybrid coupler. The Agilent E4448A spectrum analyzer is used to monitor the output oscillation frequency and for the phase noise measurement.
The tuning curves of the VCO are plotted in Fig. 29 . The VCO is tunable from 14.3 to 15.35 GHz across eight digital states or 8.75% tuning range with a K VCO of 220 MHz/V. This tuning range is approximately 1 GHz downshifted from the simulated value. The LO tuning range shown in Fig. 30 is characterized by giving a fixed 7-GHz IF tone and observing the RF output frequency in the transmit mode as the VCO is tuned. A V -band external harmonic mixer is used in conjunction with the Agilent E4448A spectrum analyzer to monitor the RF spectrum. The LO tuning range is from 58.25 to 61.4 GHz. The last digital state of the oscillator is not usable because the oscillation frequency has fallen outside of the operating bandwidth of the frequency multiplier chain. Fig. 31 shows the phase noise of a free-running VCO and the locked phase noise of the VCO at 15 GHz. The freerunning VCO shows a phase noise of −109 dBc/Hz at a 1-MHz offset. The locked oscillator has a phase noise of −122 dBc/Hz at a 1-MHz offset. The locking range as a function of injection power is plotted in Fig. 32 . The array exhibits a locking range of 305 MHz with an injection power (de-embedded to the edge of the printed circuit board) of 5 dBm. to give a 70-GHz RF signal. A V -band magic tee splits the RF signal and two V -band phase shifters emulate the incident angle of the RF input. A Picoprobe GSGSG 50-GHz probe is used to deliver the small-signal RF inputs to both of the receivers. The differential IF outputs are combined off-chip through the 180°hybrid and the output power is monitored by the Agilent E4448A spectrum analyzer. To determine the beamforming pattern and show the relative phase difference between the two LO signals, the RF phase shifters are first set to locate a notch in the IF power ( ψ = 180 • ) when the two VCOs are locked and tuned at the same frequency ( φ = 0 • ). Due to the limitation in the RF phase shifter range of 90°and the resolution and accuracy in the characterization of the RF phase shifters, we choose to measure the notch in the pattern rather than the peak to observe the greater dynamic range of the output IF power. Next, the edge VCO is detuned and one of the RF phase shifters is tuned to locate a new notch location. The new angle of the RF phase shifter indicates the phase difference between the LO signals. This process is repeated for different VCO tuning voltages and the relative LO phase as a function of frequency offset is plotted in Fig. 33 . The measurement shows a maximum LO progressive phase shift of φ = ±80°, which translates into a θ = ±20°phase progression between the two oscillators. Fig. 34 plots the normalized IF power as a function of LO progressive phase for different RF input angles. Although the measurement is limited by the resolution and the accuracy in the characterization of RF phase shifters, it can be observed that the LO progressive phase is continuously tunable to locate a notch at different RF angles. Table II provides the summary and comparison of this work with various coupled oscillator arrays in the literature.
V. CONCLUSION
A 70-GHz bidirectional frontend is demonstrated for halfduplex systems in a 90-nm SiGe BiCMOS process. A passive impedance transformation network isolated the PA and LNA, eliminating a mm-wave T/R switch. The circuit achieves a saturated output power of 7.2 dBm and the conversion gains of 14.5 dB and 9.9 dB in the transmit and receive mode, respectively, and an N F min of 8.6 dB. The frontend was integrated with two-element linear coupled oscillators and the maximum phase progression in the LO signal of ±80°i s demonstrated by the detuning of the edge oscillator. This architecture allowed for the array to be easily scaled linearly either on-chip or possibly from chip to chip.
